ha7ilm
|
0e71b332f9
|
Working PSK31 demodulator (just slow because of the pipes and buffering)
|
2017-04-02 16:16:30 +02:00 |
|
ha7ilm
|
8fa845bd00
|
A lot of README formatting, changed csdr through format
|
2017-04-02 13:23:56 +02:00 |
|
ha7ilm
|
790281e533
|
Added docs for = and ? function, added = function, tinkered around costas loop
|
2017-04-02 12:51:53 +02:00 |
|
ha7ilm
|
ca40a41d5a
|
Fixed timing_recovery_cc output data
|
2017-04-01 12:54:21 +02:00 |
|
ha7ilm
|
f88766677a
|
Merged fir_interpolate_cc
|
2017-03-31 21:25:17 +02:00 |
|
ha7ilm
|
ca578ea4bc
|
bpsk_costas_loop_cc function added to csdr
|
2017-03-31 21:23:07 +02:00 |
|
ha7ilm
|
d3a7c6e12b
|
Working PSK31 generator
|
2017-03-27 13:44:01 +02:00 |
|
ha7ilm
|
c23693e885
|
Added psk_modulator_u8_ci, duplicate_samples_ntimes_u8_u8i, psk31_interpolate_sine_cci, pack_bits_8to1_u8_u8i, psk31_varicode_encoder_u8_u8i
|
2017-03-26 16:55:28 +02:00 |
|
ha7ilm
|
2d5c27d3dc
|
Added bpsk_costas_loop_cc base
|
2017-03-14 09:12:09 +01:00 |
|
ha7ilm
|
79a33b0d24
|
Integrated EARLYLATE and GARDNER into one loop, tested only EARLYLATE
|
2017-03-06 23:00:34 +01:00 |
|
ha7ilm
|
09c873c13d
|
EARLYLATE now verified
|
2017-03-06 22:31:32 +01:00 |
|
ha7ilm
|
306e4aeb91
|
EARLYLATE actually works
|
2017-03-05 19:16:34 +01:00 |
|
ha7ilm
|
f93e7c4a99
|
Octave figures are now written into PNGs
|
2017-03-05 17:21:38 +01:00 |
|
ha7ilm
|
2a03208e43
|
timing_recovery_cc: a better graph
|
2017-03-04 19:50:11 +01:00 |
|
ha7ilm
|
e1d4a4ff3b
|
Less stdout at octave
|
2017-03-04 19:17:11 +01:00 |
|
ha7ilm
|
969992f734
|
timing_recovery_cc outputs data, but segfaults with --octave
|
2017-03-03 18:23:11 +01:00 |
|
ha7ilm
|
26c12746eb
|
Added octave_complex_c, finished timing_recovery_cc debug, fixed indent
|
2017-03-03 16:21:45 +01:00 |
|
ha7ilm
|
ccf09a1b99
|
timing_recovery is timing_recovery_cc
|
2017-03-03 11:20:49 +01:00 |
|
ha7ilm
|
2af14b8082
|
Made timing_recovery_cc build
|
2017-03-02 12:27:53 +01:00 |
|
ha7ilm
|
676e9388fc
|
Added timing_recovery_cc
|
2017-03-02 12:17:31 +01:00 |
|
ha7ilm
|
e524dc2af1
|
Merged master to feature/digitalmods
|
2017-02-27 20:07:38 +01:00 |
|
ha7ilm
|
3de0d42870
|
Added to README and --help as well
|
2017-02-19 16:22:49 +01:00 |
|
ha7ilm
|
7e87ccb2a1
|
Working interpolator.
|
2017-02-19 16:06:39 +01:00 |
|
ha7ilm
|
9ef8cd4b45
|
Almost there at working interpolator
|
2017-02-19 15:41:33 +01:00 |
|
ha7ilm
|
22ea31d5b1
|
First modifications for fir_interpolate_cc, from last April
|
2017-02-19 14:02:27 +01:00 |
|
ha7ilm
|
3246e20864
|
Merged origin/master into nmux
|
2017-01-19 17:00:16 +01:00 |
|
ha7ilm
|
6386e3f4d1
|
merged master into nmux
|
2017-01-15 21:12:34 +01:00 |
|
ha7ilm
|
ada8a692d4
|
csdr: better error message on missing function, nmux: switching debug messages off
|
2017-01-15 21:09:24 +01:00 |
|
Tatu Peltola
|
38d567d96e
|
Fix logaveragepower_cf for FFT sizes below 16384
|
2016-10-22 22:16:47 +03:00 |
|
Tatu Peltola
|
8cbf028732
|
Merge branch 'master' of https://github.com/tejeez/csdr
|
2016-10-22 21:32:43 +03:00 |
|
ha7ilm
|
ef39d8dc27
|
Fixed 24 bit conversions
|
2016-06-23 10:50:08 +02:00 |
|
ha7ilm
|
2890740e3e
|
Fixed help message
|
2016-06-21 00:14:40 +02:00 |
|
ha7ilm
|
c4b3527490
|
Added convert_s24_f and convert_f_s24
|
2016-06-21 00:14:03 +02:00 |
|
Tatu Peltola
|
d2a0099227
|
Precalculate FFT window
Before this calculating FFT window was taking much more CPU time than calculating the FFT itself.
|
2016-06-07 21:30:00 +03:00 |
|
Tatu Peltola
|
f9d6d22fe2
|
Implement averaged FFT
|
2016-06-07 21:30:00 +03:00 |
|
ha7ilm
|
c1a42d1eff
|
Did not build; fixed
|
2016-05-22 18:45:56 +02:00 |
|
ha7ilm
|
4fbcc3f0a8
|
Renamed loop filters
|
2016-05-22 18:35:26 +02:00 |
|
ha7ilm
|
07ca9fd73f
|
Changes to PLL, renamed bpsk31 line decoder to bpsk31_varicode2ascii_sy_u8
|
2016-05-22 18:27:20 +02:00 |
|
ha7ilm
|
b36b01e9cf
|
Current status (PLL modified)
|
2016-05-18 14:56:05 +02:00 |
|
ha7ilm
|
e084341ca2
|
Working on 2nd order IIR loop filter
|
2016-05-11 08:48:31 +02:00 |
|
ha7ilm
|
c0b4706592
|
Fixed 1st order loop filter
|
2016-05-10 22:59:14 +02:00 |
|
ha7ilm
|
33a8cf0482
|
Several changes related to PLL
|
2016-05-10 21:46:33 +02:00 |
|
ha7ilm
|
88068ec517
|
Got the VCO output inverted (and the signal as well), so now the output and the input are actually in phase.
|
2016-05-09 14:06:03 +02:00 |
|
ha7ilm
|
4ecc84eefd
|
Got PLL working with the 1st order IIR loop filter.
|
2016-05-09 13:58:45 +02:00 |
|
ha7ilm
|
a89d174ec5
|
Added pll_cc
|
2016-05-09 12:59:08 +02:00 |
|
ha7ilm
|
d79807a67c
|
Now we have a working serial_line_decoder_f_u8.
|
2016-05-08 12:38:09 +02:00 |
|
ha7ilm
|
380bfded2c
|
First concept of serial_line_decoder_f_u8.
|
2016-05-08 09:33:40 +02:00 |
|
ha7ilm
|
7c36a0ffce
|
Fixed usage
|
2016-05-05 23:59:44 +02:00 |
|
ha7ilm
|
ec37c6583c
|
Added BPSK31 varicode decoding.
|
2016-05-04 23:46:23 +02:00 |
|
ha7ilm
|
84e00184af
|
Fixed "csdr fifo".
|
2016-04-12 17:07:28 +02:00 |
|